In this paper, we propose the first metal-density driven placement algorithm to reduce CMP variation and achieve higher routability. Based on an analytical placement framework, we use a probabilistic routing model to estimate the wire density during the placement. Then, the metal density and thickness are predicted by a predictive CMP model. The spreading forces are adjusted according to the metal density map to reduce the metal density variation. Experimental results show that our method reduces the topography variation by 12% and the number of dummy fills by 6% and achieves much better routability, compared with wirelengthdriven placement.
INTRODUCTION
For 90nm and more advanced process techniques, manufacturability and yield related issues are becoming more and more important. Especially, topography (thickness) variation after chemical-mechanical planarization/polishing (CMP), i.e., CMP variation, is shown to be systematically determined by wire density distribution [20, 24, 32] . Even after CMP, intra-chip topography variation can still be on the order of 20-40% [14, 24] . Such topography variation leads to not only significant performance degradation due to increased wire resistance and capacitance, but also serious manufacturing issues like etching and printability [14, 24, 28] . If the copper thickness of interconnect is more uniform, the timing analysis in the early stage can be more accurate, and the timing can be optimized more effectively.
Cho et al. proposed a wire-density driven global routing to reduce CMP variation [9] . Their results showed that the * The work of T.-C. Chen was carried out while he was visiting Univ. of Texas at Austin.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ISPD'08, April 13-16, 2008 , Portland, Oregon, USA. Copyright 2008 ACM 978-1-60558-048-7/08/04 ...$5.00.
wire-density driven global router can lead to 7.5% less topography variation, 2.2% less dummy fills, and better routability with 28.6% less routing overflows. However, the wire density is highly related to placement since the wire density optimization in routing is limited by pin locations [8] . Since a router shall complete all the connections among pins, it cannot avoid routing through some highly dense region in which a pin lies. Therefore, effectively distributing pins/cells into a placement region with wire density consideration can provide better flexibility for routing, leading to better wire density topography.
Although there are many recent works on placement optimizing for wirelength [4, 5, 7, 15, 18, 25, 27, 29] , cell density [7, 25] , congestion [21, 26, 31] , and timing [16] , none of them considers the CMP variation. Although the cell density has been considered for placement [1, 7, 25] , it cannot address the metal density well. Since the wire density among cells of a functional unit is usually much higher than the wire density between cells of different functional units, simply evenly distributing cells cannot guarantee uniform metal density. Congestion and metal density are related, but the congestion-driven placement still cannot reflect the metal density directly and effectively. Wire density is computed for the wires inside a bin, while congestion is computed for the wires crossing the edges of a bin [9] .
In this paper, we propose a metal-density driven placement algorithm for CMP variation and routability. A probabilistic routing model [22, 30] and a predictive CMP model [9] are used to evaluate the metal density. Then, the metal density map is used to guide the block (cell/macro) spreading to find a uniform metal-density result. The experimental results based on five adaptec benchmarks [1] show that our metal-density driven placement can effectively reduce the topography variation by 12%, compared with the traditional wirelength-driven placement. In addition, the metaldensity driven placement can also lead to higher routability since there are fewer high wire-density regions. We used BoxRouter [8] to perform global routing to evaluate the routability. All circuits placed by the metal-density driven placement do not have any routing overflow, while only one circuit placed by the wirelength-driven placement has no overflow. Higher routability from our metal-density driven placement enables BoxRouter to achieve 33.4X speedup, compared with BoxRouter after wirelength-driven placement. These results show that our metal-density driven placement is effective in improving both CMP variation and routability.
The remainder of this paper is organized as follows. Section 2 gives essential background for the analytical placement, CMP model, and metal density estimation. Our metal- 
PRELIMINARIES
We describe the placement model, placement metrics, and the predictive CMP model in the following.
Placement Model
We use a hypergraph H = (V, E) to model a circuit. Let vertices V = {v1, v2, ..., vn} represent blocks (cells and macros), and hyperedges E = {e1, e2, ..., em} represent nets. Let xv i and yv i be the x and y coordinates of the center of block vi, respectively. The circuit may contain some preplaced blocks which have fixed x and y coordinates and cannot be moved. Table 1 gives the notation used in this paper.
Placement Metrics
The main purpose for placement is to find desired positions for all blocks such that some placement metrics are optimized. The following gives important placement metrics for modern circuit designs.
• Wirelength is the main objective for placement. Usually shorter wirelength leads to better routability and timing. However, simply considering total wirelength is not enough for modern circuit designs. For example, squeezing blocks can reduce total wirelength but may be harmful for routability.
• Routability is an important metric for both placement and routing. A placement with high routability can reduce the routing time and result in fewer detour routes. It is important to have fewer detour routes so that the wirelength estimation in the placement stage can be more accurate.
• Cell density is also an important consideration for modern placement. Since buffer insertion and gate sizing are commonly used in modern designs, some whitespace should be reserved for future optimization.
• Manufacturability also needs to be considered in the placement stage for deep submicron designs. Cell/macro positions roughly determine the wire density distribution. To effectively reduce the CMP variation, we shall change cell/macro positions.
Predictive CMP model
We use the predictive CMP model proposed in [8] . The metal thickness variation after CMP is determined by metal density that includes both wires and dummies. The number of dummy fills depends on the wire density. Thus, we can predict the resulting normalized copper (Cu) thickness from the wire density. The normalized Cu thickness t b can be computed by
where m b is the metal density of a bin, α and β are technology dependent constants. The metal density m b includes the wire density and the dummy density in a bin. Figure 1 shows the required dummy density and the predicted Cu thickness with respect to the wire density. Given the wire density d b , we can look up the number of dummy fills to be inserted to obtain the total metal density m b . Then, the final Cu thickness can be predicted using Eq. (1). This predictive model is verified with a commercial CMP simulator [3] and industry test cases.
METAL-DENSITY DRIVEN PLACEMENT
Our metal-density driven placement is based on the analytical placement framework. We use metal-density-aware spreading forces to guide block spreading to reduce CMP variation. Figure 2 illustrates our placement flow. The wire density is first updated during the placement process based on the predictive CMP model described in Section 2.3. Then, the metal density topography is fed back to the placement database so that the analytical placement can continue with metal-density-aware block spreading to reduce the metal density variation. 
Placement Framework
The analytical placement framework optimizes wirelength and spreads blocks to reduce the overlaps between blocks [7] . To evenly distribute the blocks, we divide the placement region into uniform non-overlapping bin grids. Then, the global placement problem can be formulated as a constrained minimization problem as follows: 
where u is a user-specified target cell density value for each bin, w b (h b ) is the width (height) of bin b, and a p b is the base potential . The base potential equals the preplaced block area to prevent blocks from being overlapped with preplaced blocks.
The wirelength W (x, y) is defined as the total half-perimeter wirelength (HPWL):
Since W (x, y) is not smooth and non-convex, it is hard to minimize it directly. Thus, several smooth wirelength approximation functions are proposed, such as quadratic wirelength [12, 19] , Lp-norm wirelength [6, 18] , and log-sum-exp wirelength [5, 17, 23] .
We express the function D b (x, y) as
where Px and Py are the overlap functions of bin b and block v along the x and y directions. However, the overlap functions Px and Py are neither smooth nor differentiable. We adopt the bell-shaped potential functionPx to smooth Px. The bell-shaped function was first proposed in [23] and then was extended to handle mixed-size blocks in [17] . We use the later version of the bell-shaped functionPx, which is defined bỹ
where
w b is the bin width, wv is the block width, and lx is the center-to-center distance of the block v and the bin b in the x direction. The quadratic penalty method is used to solve Eq. (2), implying that we solve a sequence of unconstrained minimization problems of the form
with increasing λ's. The solution of the previous problem is used as the initial solution for the next one. We solve the unconstrained problem in Eq. (8) by the conjugate gradient (CG) method.
Metal Density Estimation
To compute the metal density, we need to know the wire density first. Based on the bin structure, the wire density of a bin can be computed by the numbers of tracks going through four edges of the bin. Let t 
and the average wire density d h b in the horizontal routing layer of bin b is To predict the expected horizontal/vertical track usage for each bin, we first decompose multi-terminal nets into Steiner trees using FLUTE [10, 11] . Then, the track usage for each two-pin net is estimated by the probabilistic routing model [22, 30] . Figure 3 gives an example. For a two-pin net from S to T , there are two possible L-shaped routes and three possible Z-shaped routes. The expected track usage for each edge is computed by the number of possible routes that go through it divided by the number of the total possible routes.
Metal-Density-Aware Block Spreading
To reduce the metal density variation, the placement needs to have uniform wire density. We use Figure 4 to illustrate the concept of reducing the wire density variation. Usually the high wire density region is caused by not only local nets but also global nets. In Figure 4 (a), there are three nets in the central region, two local nets and one global net. Then, extra forces are applied to the blocks in the central region to push out blocks from this region to obtain the result in Figure 4 (b). As a result, the metal density in the central region is reduced and a more uniform metal density result is obtained. Simply adding extra forces or directly moving blocks during the analytical placement may cause the numerical instability. Thus, we add extra forces implicitly by modifying the base potential to maintain the stability of the nonlinear solver. The original base potential a 
where κ is a parameter to control the strength of the metaldensity-aware forces. The value of a p+m b is restricted to be less than the area of bin b to ensure the numerical stability. Then, we use the new base potential to compute the maximum allowable block area a
As a result, the placement problem becomes
We can adjust κ in Eq. (12) according to the total available whitespace of the design. The total maximum allowable block area in a placement region must be large enough to contain all movable blocks:
If we set κ larger, we may have a more uniform metal-density result, but the resulting wirelength may be worse. This parameter controls the tradeoff between the wirelength and the metal density variation. The effects of adjusting κ will be reported in Section 4. Figure 5 gives an example of computing the metal-densityaware base potential. Figures 5(a) and (b) show the preplaced block density and the predicted metal density, respectively. Summing up the two density values using Eq. (12), we can obtain the resulting base potential as shown in Figure 5(c) .
Base Potential Smoothing
A smooth objective function helps the gradient method to find a desired solution. Thus, we need to smooth the base potential to achieve better solutions. We apply the twostage smoothing technique [7] , Gaussian smoothing followed by level smoothing to smooth metal-density-aware base potential.
We use Figure 6 to explain our smoothing method. First, Gaussian smoothing is applied to the configuration of Figure 6(a) and avoid the dramatic change in the landscape to obtain the configuration of Figure 6(b) . Then, level smoothing is applied to reduce the potential levels to obtain the configuration of Figure 6 (c)
Gaussian smoothing works as a low-pass filter, which can smooth the local potential change. The two-dimensional Gaussian has the form
where σ is the standard deviation of the distribution. Applying convolution ( * ) to the Gaussian function G with the base potential P ,
we can obtain a smoother base potential S. The value σ defines the smoothing range. A larger σ leads to a more smooth potential. In global placement, the smoothing range gradually decreases so that the smoothed potential approaches the exact density gradually. After the Gaussian smoothing, we apply another landscape smoothing function [13] to reduce the potential levels. As a result, the final smoothed based potentialP is given byP
where S is the average value of S(x, y), and δ ≥ 1. We normalize S so that every S is between 0 and 1 to ensure |S(x, y) − S| < 1.0. Smoothing potential levels reduces the height of high potential regions so that movable blocks can spread to the whole placement region smoothly. In summary, there are three parameters for generating smoothing metal-density-aware base potential. These three parameters are controlled empirically as follows.
• κ controls the strength of the metal-density-aware forces by allocating whitespace for the metal-density-aware base potential. The amount of allocated whitespace gradually increases to the user-specified whitespace ratio during the placement.
• σ controls the range of the Gaussian smoothing. The smoothing range starts from 15% of the chip width and gradually decreases to around 1% of the chip width.
• δ controls the degree of level smoothing. It decrease from 5 to 1. When δ = 1, there is no level smoothing. Figure 7 shows our placement flow. Our metal-density driven placement is based on a multilevel analytical placement framework. First, we iteratively cluster blocks to obtain the hierarchy. The cluster positions are initialized by solving the minimum quadratic wirelength, which is widely used in quadratic placement.
Placement Flow
There are three loops in the placement flow.
• The 1st loop is the multilevel loop (in lines [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] . The bin dimension is initialized so that the number of bins is proportional to the number of clusters in the current level. After finding the optimal placement of the current level, the circuit hierarchy is declustered once.
• The 2nd loop is the block spreading loop (in lines [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . The smoothing parameters, κ, σ, and δ, are updated in this loop. Then, the value of λm in Eq. (8) gradually increases inside the loop to spread blocks to the desired positions.
• The 3rd loop is to find the minimal value of Eq. (8) by the conjugate gradient method (in lines [8] [9] [10] [11] [12] [13] . Since all clusters/blocks are moving inside this loop, we need to update the metal density map (line 10) and corresponding base potential (line 11) inside this loop.
The placement progress continues until all clusters are declustered and the value of Eq. (8) cannot be further reduced. Then, we legalize the placement by removing all overlaps and report the final result. 
Extension of Handling Multiple Metal Layers
In modern VLSI designs, there are usually multiple metal layers. Our method can be extended to optimize multiple metal layers directly. First, a fast global router with layer assignment is needed to find the number of tracks used for each edge of the bin in each layer. Based on the track usage, we can use using Eq. (9) and Eq. (10) to compute the wire density for each layer. Then, Eq. (11) can be modified as
where m l b is the metal density of bin b in layer l, and w l is the weight of the layer l. Because it is important to have smaller metal density variation for lower layers, we can set higher weights for lower layers than those of upper layers. After computing the new a m b , we can use Eq. (12) to compute the new potential and Eq. (14) to solve the multi-layer metaldensity driven placement problem.
EXPERIMENTAL RESULTS
We implemented the proposed algorithm in C++ by augmenting the placer NTUplace3 [7] . All the experiments were performed on a 2.2GHz AMD Opteron machine. The adaptec benchmarks are taken from the ISPD'06 placement contest [1] . The circuit information is shown in Table 2 . The number of movable blocks ranges from 211K to 842K, and the number of nets ranges from 221K to 868K. The design utilization rate ranges from 27% to 57%. We follow the routing configurations used in the ISPD 2007 routing contest [2] . Six metal layers are assumed, and only 20% wire tracks are available for routing in metal layers 1 and 2. The size of the global routing tile in terms of track numbers (Track#) and macro block porosity (Blk.) is shown in the last two columns of Table 2 . The block porosity defines the remaining amount of routing resource above macro blocks in metal layers 3 and 4. Two experiments were conducted. In the first experiment, we studied the tradeoff between HPWL and metal density standard deviation by adjusting the parameter κ described in Section 3.3. In the second experiment, 543  221k  57  35  50  adaptec2 254k  566  266k  44  35  20  adaptec3 451k  723  467k  33  30  50  adaptec4 495k 1329 516k  27  30  50  adaptec5 842k  646  868k  49  50 we compared our metal-density driven placement with two other placement methods. For this experiment, BoxRouter was used to perform global routing, 1 and Cu thickness variation was evaluated by the predictive CMP model [8] .
Tradeoff Between HPWL and Metal Density Variation
Since κ controls the force strength to even the metal density implicitly in Eq. (12), we can adjust the force strength by controlling κ. Figure 8 gives the resulting HPWL and the metal density standard deviation using different κ's for the circuit adaptec5. We only show the results of adaptec5 since all other circuits have the same trend. The x-axis is normalized by the amount of whitespace used. For example, the number 0.9 means that κ is adjusted to use 90% whitespace for metal-density-aware base potential. From the figure, when κ is larger, the resulting metal density standard deviation is smaller but the HPWL is longer. The resulting metal density standard deviation can be reduced by 15% while HPWL is increased by 18% when 90% whitespace is used for metal-density-aware spreading forces.
Comparison Between Different Placement Algorithms
Since there is no previous work on CMP-aware placement, we compared three different placement modes based on our placer, wirelength-driven (WLD), cell-density driven (CDD), and metal-density driven (MDD) modes. The WLD placement optimizes wirelength alone with the target cell density u = 1.0. For CDD placement, we set the target cell density to its design utilization rate to evenly spread blocks to the whole chip region. The MDD placement algorithm is described in Section 3. The parameter κ is set to use 90% 1 We used the default parameters for BoxRouter, which may spend more runtime to achieve fewer overflows. Note that BoxRouter completed the routing for most circuits with zero overflows in the ISPD'07 routing contest [2] .
whitespace for the metal-density-aware base potential. Table 3 gives the placement, routing, and CMP results on the adaptec benchmarks. "HPWL" is the half-perimeter wirelength after placement, while "WL" is the total wirelength after global routing. "WL/HPWL" is the ratio of WL and HPWL, which stands for the wirelength increase after global routing. "Overflow" is the number of total routing overflows after global routing. The overflow is defined as the sum of the number of tracks that exceeds the routing capacity for each edge of the global routing tiles. "Dummy" is the number of dummy fills based on the predictive CMP model. "Cu-Avg" and "Cu-Std" are the average and standard deviation of the normalized copper thickness, respectively.
CMP. The average Cu thicknesses are similar for the three placement modes. Compared with WLD's variation, CDD averagely reduces 13% variations of the Cu thickness, and MDD can further reduce 3% more, 11-12% in total, variations. In addition to Cu thickness variation reduction, the total number of dummy fills for MDD is 2% less than CDD's and 6% less than WLD's. It is important to have fewer dummy fills because it not only can increase circuit performance by reducing coupling capacitance, but also can save manufacturing cost by decreasing its mask data volume.
Wirelength. The MDD's HPWL is 8% longer than CDD's and 19% longer than WLD's. After global routing, The MDD's WL is 4% longer than CDD's and 11% longer than WLD's. However, it should be noted that since there are still some overflows in CDD's and WLD's routing results, it is not fair to simply compare the WL, as each overflow can cause significant overheads in final (detailed) wirelength. For the ratio of WL/HPWL, MDD incurs only a 17% increase while CDD and WLD incur 22% and 29% increases in wirelength, respectively. The difference in wirelength increases is mainly because of detour routes, implying that there are more detours in CDD's and WLD's routing results than in MDD's.
CPU time. The CDD placement time is 14% more than the WLD one since it takes more time to spread block to the whole chip. The MDD placement time is the longest, 24% more than WLD's; the major placement time penalty comes from the computation for the metal density. However, the routing time of MDD is the smallest, 4.67X faster than CDD, and 33.42X faster than WLD. If we consider both placement and routing, MDD used the least runtime since routing time dominates the total runtime. Routability. A placement with better routability usually has fewer routing overflows, less routing time, and less wirelength increase. All placements obtained by MDD do not have any overflow, while only 3 (1) placements obtained by CDD (WLD) have no overflow. MDD also has the smallest routing time and wirelength increase, implying that MDD's placement results have higher routability. We also found that pure wirelength-driven placement usually generates nonroutable results for modern circuit designs. Controlling the cell density can result in better routability, but metal-density driven placement has the best routability among the three modes because there are fewer high wire-density regions in its resulting placement.
The aforementioned results all show that metal-density driven (MDD) placement leads to not only more uniform metal density distribution, but also better routability. Figures 9 and 10 give the respective resulting normalized Cu thickness maps in the vertical and horizontal routing layers for adaptec5, using the three placement modes. The standard deviation of the topography variations is shown below the figures. 
CONCLUSIONS
Metal density is an important issue for manufacturability of nanometer circuit designs. We have presented the first metal-density driven placement to reduce CMP variation and improve routability. Experimental results have shown that the proposed metal-density driven placement algorithm reduces the copper thickness variation by 12% and dummy fills by 6%, compared with the wirelength-driven placement. In addition, the results generated by our metaldensity-driven placement algorithm lead to higher routability.
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